



REV	DESCRIPTION	DATE	REVISED BY
1	INITIAL DESIGN	02/03/2018	M LEWIS




Title FPGA DRSSTC CONTROLLER			TEK15 SOLUTIONS		Tek15
Size: B Number: VMC18-01 Revision: 1			M LEWIS		
Date: 6/25/2018			(c) FEBRUARY 2018		
File: TOP.SchDoc			DERSTROM8@AOL.COM		
Sheet 1 of 7					


REV	DESCRIPTION	DATE	REVISED BY
1	INITIAL DESIGN	02/03/2018	M LEWIS




AC/DC SUPPLY




24V SUPPLY
REQUIRES HEAT SINK
GATE DRIVE POWER




12V SUPPLY
REQUIRES HEAT SINK
GENERIC POWER



5V SUPPLY
REQUIRES HEAT SINK
DIGITAL LOGIC POWER



ISOLATED 5V SUPPLY
BUS MEASUREMENT POWER



3.3V/1.2V SUPPLY
FPGA I/O/CORE POWER



Title: FPGA DRSTC CONTROLLER			TEK15 SOLUTIONS	
Size: B	Number: VMC18-01	Revision: 1	M LEWIS	
Date: 6/25/2018	File: POWER.SchDoc	Sheet 3 of 7	(c) FEBRUARY 2018	
			DERSTROM8@AOL.COM	

Tek15

REV	DESCRIPTION	DATE	REVISED BY
1	INITIAL DESIGN	02/03/2018	M LEWIS

PIN LOGIC

STATE	PINS			
	DOUT<0>	DOUT<1>	DOUT<2>	DOUT<3>
1	0	0	1	0
2	0	0	0	1
3	0	1	0	0
4	1	0	0	0

FREEWHEELING MODE

STATE	DOUT<0>	DOUT<1>	DOUT<2>	DOUT<3>
5	0	1	1	0
6	1	0	0	1

STANDARD MODE

-FB R/E
-FB F/E
-FB R/E
-FB F/E

-FB R/E
-FB F/E

GATE LOGIC

STATE	GATES			
	A	B	C	D
1	0	0	0	1
2	0	0	0	1
3	0	1	0	0
4	1	0	0	0

FREEWHEELING MODE

STATE	A	B	C	D
5	0	1	0	1
6	1	0	1	0

STANDARD MODE

GATE ORIENTATION


A D

B C


GATE DRIVE TRANSFORMER CONTROL

Title FPGA DRSTC CONTROLLER			TEK15 SOLUTIONS	
Size: B	Number: VMC18-01	Revision: 1	M LEWIS	
Date: 6/25/2018	Sheet 4 of 7		(c) FEBRUARY 2018	
File: DRIVERS.SchDoc			DERSTROM8@AOL.COM	

Tek15




INTERRUPTER INPUT




FEEDBACK CLEANUP


REV	DESCRIPTION	DATE	REVISED BY
1	INITIAL DESIGN	02/03/2018	M LEWIS




SPARE COMPARATOR




HEATSINK TEMP MEASURE




DRIVE VOLTAGE MEASURE




BUS VOLTAGE MEASURE



OVER-CURRENT DETECTION



ANALOG/DIGITAL CONVERTER



**LEVEL SHIFTER
5V/3.3V**




1A

Title FPGA DRSTC CONTROLLER			TEK15 SOLUTIONS	
Size: B	Number: VMC18-01	Revision: 1	M LEWIS	
Date: 6/25/2018	Sheet5 of 7		(c) FEBRUARY 2018	
File: FB & CTRL.SchDoc			DERSTROM8@AOL.COM	

Tek15

REV	DESCRIPTION	DATE	REVISED BY
1	INITIAL DESIGN	02/03/2018	M LEWIS



MICRONOVA MERCURY BOARD SOCKETS

Title FPGA DRSTC CONTROLLER			TEK15 SOLUTIONS		Tek15
Size: B	Number: VMC18-01	Revision: 1	M LEWIS		
Date: 6/25/2018	Sheet 7 of 7		(c) FEBRUARY 2018		
File: MERCURY_SchDoc			DERSTROM8@AOL.COM		